FPGA Logic Circuit Implementation and Synthesis with VHDL Programming: A Learning Approach

Lukman A. Ajao, M. A. Adegboye, J. Agajo, A. O. Ajao, A. A. Yunus


There are significant numbers of relevant research works available that concerns VHDL programming and Field Programmable Gate Array (FPGA) based hardware design, simulation and implementation. This is because; both the FPGA design and VHDL programming realization are quiet new and useful to accomplish various tasks in the field of research for digital system designed and development of miniaturized embedded system. It is found difficult to understand and put into practice by the learners in the tertiary institution, which still requires rapid training and development. In this paper, we design and demonstrate an FPGAlogic circuit using 4-bit BCD adders and parallel 4-bit comparator with a stepwise development of the vital soft logic design flow, simulation and timing analysis. It also presents an educational concept designed for complementing courses offered like FPGA prototype and ASIC design. This perception of FPGA-based design flow will facilitate learner’s understanding, skills and it will provide detailed insights into various aspects of microelectronics, digital logic systems design and VHDL programming.

Keywords: Behavioral synthesis, BCD Adder, Four-bit comparator, FPGA prototype, Hardware design, Microelectronic, VHDL programming.

Full Text:



L. A. Ajao, J. Agajo, J. G. Kolo, M. A. Adegboye, and Y. Yusuf, “Learning of Embedded System Design, Simulation and Implementation: A Technical Approach”, American Journal of Embedded Systems and Applications, Vol. 3, No. 3, May, 2016, pp. 35-42.

L. A. Ajao, O. M. Olaniyi, J. G. Kolo, A. O. Ajao, “Project-Based Microcontroller System Laboratory Using Bk300 Development Board With PIC16F887 Chip”, International Journal of Embedded Systems and Applications, Vol.5, No.3, September 2015

J. P. Deschamps, G. J. Bioul, and G. D. Sutter, “Synthesis of Arithmetic Circuits: FPGA, ASIC and Embedded Systems”, 1st ed. Wiley Interscience, 2006.

FPGA tutorial “Over view on FPGA”, www.Tutorialreports.com, 2008. http://www.tutorialreports.com/computer-science/fpga/overview.php

M. Y. Hassan and W. F. Sharif, "Design of FPGA based PID-like Fuzzy Controller for Industrial Applications", IAENG International Journal of Computer Science, 34:2, IJCS_34_2_05, November, 2007.

M. I. Ibrahimy, MD. R. Ahsan and I. B Soeroso, “Hardware Modeling of Binary Coded Decimal Adder in FPGA”, WSEAS Transactions on Computers, Issue 10, Volume 11, October 2012.

S. Mamataj, B. Das, A. Rahaman, “A More Effective Realization Of BCD Adder By Using A New Reversible Logic BBCDC”, International Journal of Computational Engineering Research, Vol, 04 Issue, 2, February 2014.

M. F. Cowlishaw, “Decimal Floating-Point: Algorism for Computers”. Proceedings of the 16th IEEE Symposium on Computer Arithmetic 2003, pp: 104-111.

W. M. El-Medany, “FPGA Implementation of CRC with Error Correction”, The Eighth International Conference on Wireless and Mobile Communications, ICWMC, 2012.

M. M. Alshewimy and A. Sertbas, “FPGA-based New Hybrid Adder Design with the OptimalBit-Width Configuration” International Journal of Computer Applications (0975 – 8887), Volume 65 – No.11, March 2013.

Z. A. Obaid, A. Sulaiman and M. N. Hamidon, “FPGA-based Implementation of Digital Logic Design using Altera DE2 Board” IJCSNS International Journal of Computer Science and Network Security, Vol.9 No.8, July 2009

S. B. Rashmi, B. Praveen, and B. G Tilak, “Design of Optimized Reversible BCD Adder/Subtractor”, IACSIT International Journal of Engineering and Technology, Vol.3, No.3, June 2011.

W. Kleitz, ”Digital Electronics with VHDL” Quartus II version, Published by Pearson Prentice Hall, Upper Saddle River, New Jersey Columbus, Ohio, 2006.

RF Wireless World 2012, RF & wireless Vendors and Resources “www.rfwireless-world.com/Articles/FPGA-architecture.html


  • There are currently no refbacks.

International Journal of Computer Science & Communications is licensed under a Creative Commons Attribution 4.0 International License Based on a work at http://www.ijcsc.ielas.org

Copyright © 2016-2022 International Journal of Computer Science & Communications (IJCSC)

ISSN (online) 2545-4153

Disclaimer: Articles on International Journal of Computer Science & Communications (IJCSC) have been reviewed and authenticated by the Authors before sending for the publication. The Journal, Chief Editor and the editorial board are not entitled or liable to either justify or responsible for inaccurate and misleading data if any. It is the sole responsibility of the Author concerned.